Efficient operator pipelining in a bit serial genetic algorithm engine

Bland, I. M. and Megson, G. (1997) Efficient operator pipelining in a bit serial genetic algorithm engine. Electronics Letters, 33 (12). pp. 1026-1028. ISSN 0013-5194

Abstract/Summary

The authors propose a bit serial pipeline used to perform the genetic operators in a hardware genetic algorithm. The bit-serial nature of the dataflow allows the operators to be pipelined, resulting in an architecture which is area efficient, easily scaled and is independent of the lengths of the chromosomes. An FPGA implementation of the device achieves a throughput of >25 million genes per second

Item Type	Article
URI	https://reading-clone.eprints-hosting.org/id/eprint/4636
Item Type	Article
Refereed	Yes
Divisions	Science
Uncontrolled Keywords	genetic algorithms, systolic arrays, bit serial
Publisher	Institution of Engineering and Technology (IET)
Publisher Statement	This paper is a postprint of a paper submitted to and accepted for publication in Electronic Letters and is subject to Institution of Engineering and Technology Copyright. The copy of record is available at IET Digital Library
Download/View statistics	View download statistics for this item