Parallel pipelined histogram architectures

Cadenas, J., Sherratt, R. S. ORCID: https://orcid.org/0000-0001-7899-4445 and Huerta, P. (2011) Parallel pipelined histogram architectures. Electronics Letters, 47 (20). pp. 1118-1120. ISSN 0013-5194 doi: 10.1049/el.2011.2390

Abstract/Summary

Proposed is a unique cell histogram architecture which will process k data items in parallel to compute 2q histogram bins per time step. An array of m/2q cells computes an m-bin histogram with a speed-up factor of k; k ⩾ 2 makes it faster than current dual-ported memory implementations. Furthermore, simple mechanisms for conflict-free storing of the histogram bins into an external memory array are discussed.

Item Type	Article
URI	https://reading-clone.eprints-hosting.org/id/eprint/24332
Identification Number/DOI	10.1049/el.2011.2390
Refereed	Yes
Divisions	Life Sciences > School of Biological Sciences > Department of Bio-Engineering
Publisher	Institution of Engineering and Technology (IET)
Download/View statistics	View download statistics for this item