Uniformization tool for systolic array designs

Full text not archived in this repository.

Please see our End User Agreement.

It is advisable to refer to the publisher's version if you intend to cite from this work. See Guidance on citing.

Add to AnyAdd to TwitterAdd to FacebookAdd to LinkedinAdd to PinterestAdd to Email

Manjunathaiah, M., Megson, G., Rajopadhye, S. and Risset, T., (2000) Uniformization tool for systolic array designs. Rapport de Recherche. 1350. Technical Report. Irisa, Rennes, France.

Abstract/Summary

The paper is concerned with the uniformization of a system of affine recurrence equations. This transformation is used in the design (or compilation) of highly parallel embedded systems (VLSI systolic arrays, signal processing filters, etc.). We present and implement an automatic system to achieve uniformization of systems of affine recurrence equations. We unify the results from many earlier papers, develop some theoretical extensions, and then propose effective uniformization algorithms. Our results can be used in any high level synthesis tool based on polyhedral representation of nested loop computations.

Item Type Report (Technical Report)
URI https://reading-clone.eprints-hosting.org/id/eprint/16328
Divisions Science > School of Mathematical, Physical and Computational Sciences > Department of Computer Science
No Reading authors. Back catalogue items
Uncontrolled Keywords systolic array
Publisher Irisa
Download/View statistics View download statistics for this item

University Staff: Request a correction | Centaur Editors: Update this record

Search Google Scholar