Hierarchical composite regular parallel architecture

Full text not archived in this repository.

Please see our End User Agreement.

It is advisable to refer to the publisher's version if you intend to cite from this work. See Guidance on citing.

Add to AnyAdd to TwitterAdd to FacebookAdd to LinkedinAdd to PinterestAdd to Email

Manjunathaiah, M. (2009) Hierarchical composite regular parallel architecture. In: Sousa, L. and Robert, Y. (eds.) Eighth International Symposium on Parallel and Distributed Computing, Proceedings. IEEE Computer Soc, Los Alamitos, pp. 253-256. ISBN 9780769536804 doi: 10.1109/ispdc.2009.41

Abstract/Summary

The design space of emerging heterogenous multi-core architectures with re-configurability element makes it feasible to design mixed fine-grained and coarse-grained parallel architectures. This paper presents a hierarchical composite array design which extends the curret design space of regular array design by combining a sequence of transformations. This technique is applied to derive a new design of a pipelined parallel regular array with different dataflow between phases of computation.

Altmetric Badge

Additional Information Proceedings Paper 8th International Symposium on Parallel and Distributed Computing JUN 30-JUL 04, 2009 Lisbon, PORTUGAL
Item Type Book or Report Section
URI https://reading-clone.eprints-hosting.org/id/eprint/14425
Identification Number/DOI 10.1109/ispdc.2009.41
Divisions Science > School of Mathematical, Physical and Computational Sciences > Department of Computer Science
Additional Information Proceedings Paper 8th International Symposium on Parallel and Distributed Computing JUN 30-JUL 04, 2009 Lisbon, PORTUGAL
Publisher IEEE Computer Soc
Download/View statistics View download statistics for this item

University Staff: Request a correction | Centaur Editors: Update this record

Search Google Scholar